Reg. No. : $\square$

## Question Paper Code : 40435

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2021.

Third Semester<br>Electronics and Communication Engineering<br>EC 8351 - ELECTRONIC CIRCUITS - I

(Common to Electronics and Telecommunication Engineering)
(Regulations 2017)
Time : Three hours
Maximum : 100 marks
Answer ALL questions.

$$
\text { PART A - (10 × } 2=20 \text { marks })
$$

1. Predict the collector and base current for the given specification $h_{f e}=80$, $V_{B E(O N)}=0.7 V, R_{c}=5 K \Omega, R_{b}=10 K \Omega$ and $R_{c}=5 K \Omega . \square \cap \cap$
2. Specify the main idea of compensation techniques.
3. Assess why $R_{E}$ is replaced a constant current bias in a differential amplifier.
4. Draw the cascade amplifier and its ac equivalent circuit.
5. The MOSFET is used to amplify a time-varying voltage. Justify.
6. If the mid-band gain is 100 and a half-power, frequencies are $\mathrm{f}_{\mathrm{L}}=40 \mathrm{~Hz}$ and $\mathrm{f}_{\mathrm{H}}=16 \mathrm{kHz}$. Calculate the amplifier gain at 20 Hz and 20 kHz frequencies.
7. What is the effect of miller's capacitance on the frequency response of an amplifier?
8. Express the equation for the overall lower and upper cut-off frequency of the multistage amplifier.
9. Estimate the ripple voltage of a full-wave rectifier with a 100 mF filter capacitor connected to a load drawing 50 mA .
10. Draw the circuit diagram of the regulated DC power supply.

# www.binils.com <br> Anna University | Polytechnic | Schools 

PART B - $(5 \times 13=65$ marks $)$
11. (a) (i) Draw and explain the circuit of voltage divider bias circuit using BJT. Also derive the expression for stability factor.
(ii) Summarize bias compensation technique using diode.

Or
(b) For the circuit shown below with transistor parameters $\mathrm{I}_{\mathrm{DSS}}=12 \mathrm{~mA}$, $V_{p}=4 V$ and $\lambda=0.008 V^{-1}$. Determine the small signal voltage gain $A_{v}=V_{0} / V_{1}$.

12. (a) Explain the operation of the basic commōn base amplifier circuit and derive the expressions for its small-signal voltage gain, current gain, input impedance, and output impedance.

## Or

(b) (i) Illustrate the working of bootstrapped Darlington circuit with a neat sketch.
(ii) Outline the transfer characteristics of the differential amplifier. (5)
13. (a) (i) With the help of a neat diagram, explain how JFET can be used as an amplifier.
(ii) Explain the working principle of small-signal low-frequency model of JFET.

> Or
(b) (i) Draw and explain the small-signal model of a MOSFET.
(ii) Draw and explain drain and transfer characteristics of depletion type MOSFET.

# www.binils.com <br> Anna University | Polytechnic | Schools 

14. (a) Explain the operation of a high-frequency common source FET amplifier with a neat diagram? Derive the expression for (i) Voltage gain (ii) Input admittance (iii) Input capacitance (iv) Output admittance. (13)

## Or

(b) (i) Discuss the effect of coupling and bypass capacitor's on the low-frequency response of the BJT amplifier.
(ii) Draw the circuit diagram of the RC coupled amplifier. Explain the operation and its frequency response.
15. (a) (i) What is a rectifier? Explain in detail the operation of a half-wave rectifier.
(ii) Write a brief note about PIV in the PN diode.

## Or

(b) Explain in detail the operation of the switched-mode power supply with a neat diagram.

$$
\text { PART C }-(1 \times 15=15 \mathrm{marks})
$$

16. (a) A full-wave rectifier circuit is fed from a transformer having a centertapped secondary winding. The RMS voltage from either end of secondary to center tap is 20 V . If the diode forward resistance is $3 \Omega$ and that of the half secondary is $5 \Omega$ for a load of $1 \mathrm{~K} \Omega$, estimate the power delivered to load, percentage of regulation at full load, efficiency at fulload, and TUF of secondary.

Or
(b) What are alpha and beta cut off frequencies? Derive the equation for (i) CE short circuit current gain and (ii) CE current gain with resistive load.

