Reg. No. :

|  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Question Paper Code : 40387

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2021.

Third Semester
Computer Science and Engineering
CS 8351 - DIGITAL PRINCIPLES AND SYSTEM DESIGN
(Common to Electronics and Telecommunication Engineering/
Information Technology)
(Regulations 2017)
Time : Three hours
Maximum : 100 marks
Answer ALL questions.

## wwwerbiritits:com

1. What are the basic digital logic gates?
2. Find the complement of the expression $-\left(x+y^{\prime}+z\right)\left(x^{\prime}+z^{\prime}\right)(x+y)$.
3. What is priority encoder?
4. List out the applications of multiplexer.
5. What is sequential circuit?
6. How many flip-flops are required to build a binary counter that counts from 0 to 1023 ?
7. Define hazard and when do hazard occur?
8. Define flow table in asynchronous sequential circuit.
9. List the major differences between PLA and PAL.
10. Differentiate volatile and non-volatile memory.

## www.binils.com

Anna University | Polytechnic | Schools
PART B $-(5 \times 13=65$ marks $)$
11. (a) Express the following numbers in decimal
(i) $(10110.0101)_{2}$
(ii) $(16.5)_{16}$
(iii) $(26.24)_{8}$
(iv) $(F A F A . B)_{16}$
(v) $(1010.1010)_{2}$.

## Or

(b) Using K map, minimize the expression

$$
F(A, B, C, D)=\Sigma m(1,3,4,6,8,9,11,13,15)+\Sigma d(0,2,14)
$$

12. (a) Design a full adder and realize using gates. Implement full adder with two half adders and an OR gate.

> Or
(b) (i) Implement the Boolean expression $F(A, B, C)=\Sigma m(0,2,5,6)$ using 4:1 multiplexer.
(ii) Implement $\quad F(A, B, C, D)=\Sigma m(0,1,5,6,8,10,12,15) \quad$ using $\quad 8 \quad: \quad 1$ multiplexer.
13. (a) Show that the characteristic equation for the complement output of a $J K$ flip-flop is $Q^{\prime}(t+1)=J^{\prime} Q^{\prime}+K Q$.

Or
(b) Design and implement a synchronous 4-bit up/down binary counter using T flip-flops.
14. (a) An asynchronous sequential circuit is described by the following excitation and output function,
$Y=x_{1} x_{2}+\left(x_{1}+x_{2}\right) y$
$Z=Y$.
(i) Draw the logic diagram of the circuit.
(ii) Derive the transition table, flow table and output map.
(iii) Describe the behavior of the circuit.

Or
(b) Explain with neat diagram about the static hazard and the way to eliminate it.

## www.binils.com <br> Anna University | Polytechnic | Schools

15. (a) A 12-bit Hamming code word containing 8 bit of data and 4 parity bits is read from memory. What was the original 8 -bit data word that was written into memory if the 12 bit word read out is as follows?
(i) $00001 \quad 1101010$
(ii) $1011100001 \quad 10$
(iii) 101111110100

## Or

(b) Tabulate the PLA programming table for the four Boolean functions listed below. Minimize the numbers of product terms.

$$
\begin{aligned}
& A(x, y, z)=\Sigma m(1,2,4,6) \\
& B(x, y, z)=\Sigma m(0,1,6,7) \\
& C(X, y, z)=\Sigma m(2,6) \\
& D(x, y, z)=\Sigma m(1,2,3,5,7)
\end{aligned}
$$

$$
\text { PART C }-(1 \times 15=15 \text { marks })
$$

16. (a) Design an adder to perform arithmetic addition of two decimal digits in ${ }^{\text {Bep }}$ Www.bibils.com
(b) Design and write a HDL code for combinational circuits that's a four bit Binary code to four bit Gray code using Exclusive - OR gates.
