



13. a) i. Illustrate the circuit designs for basic latches, then build the flip-flops and pulsed latches. 7  
ii. Design the pulse registers suitable for sequential CMOS circuits. 6  
**OR**
- b) i) Describe the concept of pipelining in sequential circuits with a suitable example. 7  
ii) Sketch and explain the Monostable sequential circuits based on CMOS logic. 6
14. a) i) Explain the carry-propagate adder and show how the generation and propagation signals are framed. 6  
ii) List the several commonly used shifters. Design the shifter that can perform all the commonly used shifters. 7  
**OR**
- b) Illustrate the building blocks of Memory architectures and memory peripheral circuitry adapted to operate for non-volatile memory. 13
15. a) i) Show how routing is performed in FPGA interconnect. 6  
ii) Illustrate the basic building block architectures of FPGA. 7  
**OR**
- b) Explain the three main approaches commonly used for design for testability (DFT). 13

**PART- C (1 x 15 = 15 Marks)**

16. a) i) Differentiate static and dynamic power in CMOS circuits. 7  
ii) Sketch the 4:1 multiplexer using transmission gates. 8  
**OR**
- b) Generate the partial products using radix-4 booth encoded multiplier to compute  $01110_2 \times 01101_2$ . For the same multiplier apply radix-8 booth encoding and justify the advantages between radix-4 and radix-8 booth multiplier. 15