

40965




12. a) i) Draw the CMOS logic circuit for the Boolean expression $Z = [A(B + C) + DE]^r$ and explain. (6)
 ii) Explain the basic principle of transmission gate in CMOS design. (7)
 (OR)
- b) Briefly discuss the signal integrity issues in dynamic design. (13)
13. a) Discuss about CMOS register concept and design master slave triggered register, explain its operation with overlapping periods. (13)
 (OR)
- b) Explain the memory architecture and its control circuits in detail. (6+7)
14. a) Explain the concept of carry look ahead adder and discuss its types. (6+7)
 (OR)
- b) Design a multiplier for 5 bit by 3 bit. Explain its operation and summarize the number of adders. Discuss it over Wallace multiplier. (5+4+4)
15. a) Explain the various types of ASIC with neat diagram. (6+7)
 (OR)
- b) Draw and explain the building blocks of FPGA. (6+7)

PART - C

(1×15=15 Marks)

16. a) i) Design a CMOS logic circuit for the given expression $X = [(A + B) \cdot (C + D)]^r$ and draw its stick diagram. (7)
 ii) Obtain the logical effort and path efforts of the given circuit. (8)



(OR)

- b) i) Design a clock distribution network based on H tree model for 16 nodes. (7)
 ii) Design a four input NAND gate and obtain its delay during the transition from high to low. (8)